1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
|
#include "gd32f30x.h"
#include "gd32f307c_eval.h"
#define SPI_CRC_ENABLE 1
#define ARRAYSIZE 10
#define SET_SPI0_NSS_HIGH gpio_bit_set(GPIOA,GPIO_PIN_3);
#define SET_SPI0_NSS_LOW gpio_bit_reset(GPIOA,GPIO_PIN_3);
void rcu_config(void);
void gpio_config(void);
void dma_config(void);
void spi_config(void);
/*!
\brief main function
\param[in] none
\param[out] none
\retval none
*/
int main(void)
{
/* init led2 and led3 */
gd_eval_led_init(LED2);
gd_eval_led_init(LED3);
/* peripheral clock enable */
rcu_config();
/* GPIO config */
gpio_config();
/* DMA config */
dma_config();
/* SPI config */
spi_config();
SET_SPI0_NSS_HIGH
/* SPI enable */
spi_enable(SPI2);
spi_enable(SPI0);
/* DMA channel enable */
dma_channel_enable(DMA0, DMA_CH1);
dma_channel_enable(DMA0, DMA_CH2);
dma_channel_enable(DMA1, DMA_CH0);
dma_channel_enable(DMA1, DMA_CH1);
SET_SPI0_NSS_LOW
/* SPI DMA enable */
spi_dma_enable(SPI2, SPI_DMA_TRANSMIT);
spi_dma_enable(SPI2, SPI_DMA_RECEIVE);
spi_dma_enable(SPI0, SPI_DMA_TRANSMIT);
spi_dma_enable(SPI0, SPI_DMA_RECEIVE);
/* wait dma transmit complete */
while(!dma_flag_get(DMA0,DMA_CH2, DMA_FLAG_FTF)) {
}
while(!dma_flag_get(DMA1,DMA_CH1, DMA_FLAG_FTF)) {
}
while(!dma_flag_get(DMA1,DMA_CH0, DMA_FLAG_FTF)) {
}
while(!dma_flag_get(DMA0,DMA_CH1, DMA_FLAG_FTF)) {
}
SET_SPI0_NSS_HIGH
#if SPI_CRC_ENABLE
/* check the CRC error status */
if(SET != spi_i2s_flag_get(SPI0, SPI_FLAG_CRCERR)) {
gd_eval_led_on(LED2);
} else {
gd_eval_led_off(LED2);
}
if(SET != spi_i2s_flag_get(SPI2, SPI_FLAG_CRCERR)) {
gd_eval_led_on(LED3);
} else {
gd_eval_led_off(LED3);
}
#else
/* compare receive data with send data */
if(memory_compare(spi2_receive_array, spi0_send_array, ARRAYSIZE))
gd_eval_led_on(LED2);
else
gd_eval_led_off(LED2);
if(memory_compare(spi0_receive_array, spi2_send_array, ARRAYSIZE))
gd_eval_led_on(LED3);
else
gd_eval_led_off(LED3);
#endif /* enable CRC function */
while(1);
}
void rcu_config(void)
{
rcu_periph_clock_enable(RCU_GPIOA);
rcu_periph_clock_enable(RCU_GPIOC);
rcu_periph_clock_enable(RCU_DMA0);
rcu_periph_clock_enable(RCU_DMA1);
rcu_periph_clock_enable(RCU_SPI0);
rcu_periph_clock_enable(RCU_SPI2);
rcu_periph_clock_enable(RCU_AF);
}
void gpio_config(void)
{
/* SPI0 GPIO config: SCK/PA5, MISO/PA6, MOSI/PA7 */
gpio_init(GPIOA, GPIO_MODE_AF_PP, GPIO_OSPEED_50MHZ, GPIO_PIN_5 | GPIO_PIN_7);
gpio_init(GPIOA, GPIO_MODE_IN_FLOATING, GPIO_OSPEED_50MHZ, GPIO_PIN_6);
/* PA3 as NSS */
gpio_init(GPIOA, GPIO_MODE_OUT_PP, GPIO_OSPEED_50MHZ, GPIO_PIN_3);
gpio_pin_remap_config(GPIO_SPI2_REMAP, ENABLE);
/* SPI2 GPIO config: NSS/PA4, SCK/PC10, MISO/PC11, MOSI/PC12 */
gpio_init(GPIOC, GPIO_MODE_IN_FLOATING, GPIO_OSPEED_50MHZ, GPIO_PIN_10 | GPIO_PIN_12);
gpio_init(GPIOC, GPIO_MODE_AF_PP, GPIO_OSPEED_50MHZ, GPIO_PIN_11);
gpio_init(GPIOA, GPIO_MODE_IN_FLOATING, GPIO_OSPEED_50MHZ, GPIO_PIN_4);
}
void dma_config(void)
{
dma_parameter_struct dma_init_struct;
/* SPI0 transmit dma config:DMA0-DMA_CH2 */
dma_deinit(DMA0, DMA_CH2);
dma_init_struct.periph_addr = (uint32_t)&SPI_DATA(SPI0);
dma_init_struct.memory_addr = (uint32_t)spi0_send_array;
dma_init_struct.direction = DMA_MEMORY_TO_PERIPHERAL;
dma_init_struct.memory_width = DMA_MEMORY_WIDTH_8BIT;
dma_init_struct.periph_width = DMA_PERIPHERAL_WIDTH_8BIT;
dma_init_struct.priority = DMA_PRIORITY_LOW;
dma_init_struct.number = ARRAYSIZE;
dma_init_struct.periph_inc = DMA_PERIPH_INCREASE_DISABLE;
dma_init_struct.memory_inc = DMA_MEMORY_INCREASE_ENABLE;
dma_init(DMA0, DMA_CH2, &dma_init_struct);
/* configure DMA mode */
dma_circulation_disable(DMA0, DMA_CH2);
dma_memory_to_memory_disable(DMA0, DMA_CH2);
/* SPI0 receive dma config:DMA0-DMA_CH1 */
dma_deinit(DMA0, DMA_CH1);
dma_init_struct.periph_addr = (uint32_t)&SPI_DATA(SPI0);
dma_init_struct.memory_addr = (uint32_t)spi0_receive_array;
dma_init_struct.direction = DMA_PERIPHERAL_TO_MEMORY;
dma_init_struct.priority = DMA_PRIORITY_HIGH;
dma_init(DMA0, DMA_CH1, &dma_init_struct);
/* configure DMA mode */
dma_circulation_disable(DMA0, DMA_CH1);
dma_memory_to_memory_disable(DMA0, DMA_CH1);
/* SPI2 transmit dma config:DMA1,DMA_CH1 */
dma_deinit(DMA1, DMA_CH1);
dma_init_struct.periph_addr = (uint32_t)&SPI_DATA(SPI2);
dma_init_struct.memory_addr = (uint32_t)spi2_send_array;
dma_init_struct.direction = DMA_MEMORY_TO_PERIPHERAL;
dma_init_struct.priority = DMA_PRIORITY_MEDIUM;
dma_init(DMA1, DMA_CH1, &dma_init_struct);
/* configure DMA mode */
dma_circulation_disable(DMA1, DMA_CH1);
dma_memory_to_memory_disable(DMA1, DMA_CH1);
/* SPI2 receive dma config:DMA1,DMA_CH0 */
dma_deinit(DMA1, DMA_CH0);
dma_init_struct.periph_addr = (uint32_t)&SPI_DATA(SPI2);
dma_init_struct.memory_addr = (uint32_t)spi2_receive_array;
dma_init_struct.direction = DMA_PERIPHERAL_TO_MEMORY;
dma_init_struct.priority = DMA_PRIORITY_ULTRA_HIGH;
dma_init(DMA1, DMA_CH0, &dma_init_struct);
/* configure DMA mode */
dma_circulation_disable(DMA1, DMA_CH0);
dma_memory_to_memory_disable(DMA1, DMA_CH0);
}
void spi_config(void)
{
spi_parameter_struct spi_init_struct;
/* SPI0 parameter config */
spi_init_struct.trans_mode = SPI_TRANSMODE_FULLDUPLEX;
spi_init_struct.device_mode = SPI_MASTER;
spi_init_struct.frame_size = SPI_FRAMESIZE_8BIT;
spi_init_struct.clock_polarity_phase = SPI_CK_PL_LOW_PH_2EDGE;
spi_init_struct.nss = SPI_NSS_SOFT;
spi_init_struct.prescale = SPI_PSC_256;
spi_init_struct.endian = SPI_ENDIAN_MSB;
spi_init(SPI0, &spi_init_struct);
/* SPI2 parameter config */
spi_init_struct.device_mode = SPI_SLAVE;
spi_init_struct.nss = SPI_NSS_HARD;
spi_init(SPI2, &spi_init_struct);
}
|